Abstract-Sensitivity of delay time, T (time required to achieve a given target voltage) at any node of a nonlinear monotone RC Tree is studied using the adjoint network approach. It is shown that the sensitivity of T with respect to changes in a parameter of the resistors or the capacitors of the tree can be expressed as an integral of the solutions of the network and its adjoint network. Using this integral it is then established that r increases for some nodes (depending upon location of a node) due to the decrease in a given resistor value, when T is small. For other nodes T would decrease. However, if the target voltage is close to the steady-state value then r decreases for all the nodes.
Abstract-Sensitivity of delay time, T (time required to achieve a given target voltage) at any node of a nonlinear monotone RC Tree is studied using the adjoint network approach. It is shown that the sensitivity of T with respect to changes in a parameter of the resistors or the capacitors of the tree can be expressed as an integral of the solutions of the network and its adjoint network. Using this integral it is then established that r increases for some nodes (depending upon location of a node) due to the decrease in a given resistor value, when T is small. For other nodes T would decrease. However, if the target voltage is close to the steady-state value then r decreases for all the nodes.
I. INTRODUCTION
In a digital MOS integrated circuit, a given inverter or a logic node may drive several gates, some of them through long wires having distributed resistances, capacitances, and pass transistors [l]- [3] . Signal delay at the input of various gates are computed by a timing simulator. Modeling a digital gate and its fan-out interconnection including pass transistors as an RC network (a resistive network with capacitors between nodes and ground) is a well-accepted practice for various studies on the gates [l]- [7] . These networks may be RC lines/trees/meshes having linear or nonlinear element characteristics. Signal delay and delay time sensitivity of voltage at any node are important in timing simulation/analysis. Wyatt [8] - [ 10] studied the problem of sensitivity of the voltage response at any node on an RC mesh containing monotone resistor and capacitor elements. He proved that sensitivity of the voltage response at any node on an RC mesh containing monotone resistor and capacitor elements is monotonic with respect to the overestimation or the underestimation of the source resistance, grounded resistances, and any capacitance [8] . For a RC line |9] he showed that the sensitivity of the output node voltage of the line is also monotonic for any resistance on the line. These are only partial results. For example, we do not know whether similar results hold for a tree. Similarly, we do not know what will happen to the sensitivity if a resistor other than the source resistance changes. In this paper we provide answers to these questions.
In a monotone RC tree we show that for a monotone resistor R lk , between the nodes j and k, if the magnitude of current through the resistor R jk increases by increasing one of its parameters (say p jk ), then the delay time T ( , at any node e decreases for an increase in p jk for the nodes j and k located on the path between the source and the node e and increases for all other nodes, if a small 7,, is under consideration. For large T,, (the target voltage is close to the steadystate value), the sensitivity of 7,, is negative. This is true for all nodes. (This problem for a linear RC tree is studied in [11] .) II It is also assumed that all the parameters of resistors and capacitors are independent.
Further, for uniqueness of the solutions of an RC mesh containing monotone resistors and capacitors, it is required that i jk { • ), It is assumed that u(t): i) is continuously differentiable, ii) is a nondecreasing function, and iii) approaches a constant a t tends to infinity. It is assumed that u(t) is continuously differentiable and approaches u{ 00).
The following results given by Wyatt [8] are required to prove the main result of our paper. Assume that all the capacitors in N are in the charging mode and the excitation u(t) is nondecreasing.
1) Monotonicity in time [8|: the voltage response at any node is nondecreasing and bounded by u(t) in a monotone RC mesh.
2) Spatial monotonicity [10] : in a monotone RC tree: 
The event is recognized whenever the voltage i\.(t) of the node e attains the target voltage K Tllr . Thus the time delay for any node e of interest is
where T is very large with respect to r,..
Using (2.8) and the monotonicity of the voltage response, the delay time r c can be qualified as "small" T,. or "large" T,, with respect to a target voltage ( K Tar ) in the following sense.
1) Small r e : When the target voltage K Tar for a node e is close to the initial condition (',,(0), the delay time (T,, ) required to achieve the voltage level V Tiir would be small.
2) Large T,.: When the target voltage K Tar for a node e is close to the final voltage «(o°), the delay time (T,,) required to achieve the voltage level K Tar would be large.
III. DELAY TIME SENSITIVITY Consider a circuit described by the following system of differential and algebraic equations [12] :
In this equation, x is a vector denoting the variables (i.e., currents and voltages) whose first derivatives with respect to time appear in the circuit equilibrium equations (in general these are the state variables), x is the vector of time derivative of x, v is a vector which includes other relevant current and voltages not included within x, and/> is a vector of design parameters, i.e., those parameters which are to be regarded as subject to change, and t is time.
Consider a functional of circuit variables:
The initial condition on x and the final time T are assumed to be independent of the design parameters p\ i.e., [dx(0)/dp] = [dT/dp] = 0. Differentiation of (3.2) and adoption of new notations yields (for a detailed derivation see [12]) a* f'
where X|(?) and X 2 (O will satisfy the following equations: with and "X 2 (7") = 0 and 0 < / < T.
Equation (3.4) is a system of differential and algebraic equations called the adjoint equations. They are linear equations with forcing terms given by the derivatives of ( 0 ), the integrand of the function whose sensitivity is to be computed. In order to obtain X, as a function of time (for substitution into (3.3) to find (d^ /dp)), the set of equations (3.4) must be solved. Since the initial conditions on \ 2 (T) are given at time 7", (3.4) are solved starting from t = T down to t = 0; i.e., the solution proceeds backward in time for T > t > 0. Note that the adjoint system (3.4) are linear but time varying. The matrices/ v ,/ s and/, are time varying, since in general they depend onx(t), s(t) and y(t), the solutions of the circuit equation (3.1).
For an /?Cmesh described by the system of differential equations of (2.5), x is the node voltage vector; i.e.: 
<-lh
Since 0, = 0 for T,. < t < T, the initial condition X : (7") = 0 is equivalent to XT(T,, ) = 0.
Further from (2.5) for an RC mesh:
/, = £(/). fs = C(t), and /, = 0 (3.7) where E(t) and C(1) are
and (j, u)th entry of the matrix E(t) is [di )l) (-)/dp lU }e r
. n: dr, dp,
= f

T -dCj(-)
o dp, i.e. the region of operation on the characteristic curves for both the resistors and capacitors is bounded. Let the slopes of the i -r and q -r curves of all the resistors and capacitors be between a lmn . a max , and 7r mm , 7r, lux . respectively, thus .7) i.e. the solutions of (23) 
b) large T,.:
where the node e is at the </th position from the source node and 
where \i eh ^ L h = ,,,,,, n,, h for otherwise X,, = 0, while /t w , > 0 implies X h > X h (and no X,, is negative, Theorem 1) thus fi t , > 0 and n h i, > 0. Using similar arguments, we can show that all the capacitors on the either side of the node e in N 0 are in the charging mode at 0 = 0 + . This proves Theorem 2(a). The adjoint network N e has only one grounded conductance at the node n where the source resistor is located in the RC tree network N between the nodes (n + 1) and n. Eventually all the capacitors will discharge through this conductance. Thus
and Theorem 2(b) follows from it.
We will now use these theorems to prove the following theorem which is the main result of this paper.
Theorem 3: In a monotone RC tree with nondecreasing excitation u(t) and initially charging capacitors, sensitivity of the delay time T,,, to attain the target voltage K Tar < u(t) at any node e has the following properties assuming: Case (i): T,, is small. From Theorem 2,0 < t < r ( ,: b) In the adjoint network (which is a linear time variant RC tree, with a unit impulse current source at the node e and the node (n + 1) is at the ground potential), the total charge which flows through a conductance between the nodes j and k towards the node (n + 1) (i.e., the ground) is:
b.l) -1, for all the conductances which are located on the path between the node e and the node (n + 1); i.e.,7 = p(k) = p"(e); q > 0.
b.2) 0, for all the conductances which are not located on the path between the node e and the node (n + 1); i.e.,7 = p(k), k * p q (e); q > 0
The detailed proof is as follows.
For any node h on an RC tree the time varying conductance between the nodes w and h of the adjoint network is denoted by g n ,,, (t); w = p(h). As t increases, the voltage at each capacitor in the network N approaches the final value M(OO); i.e., ?>".;,(r) reduces to zero. Therefore, g,,y,(O approaches towards its limit value a,,./, i.e.: Let C x denote a diagonal matrix of all the capacitors -K,,. Also let G o denote a conductance matrix of the resistor network whose conductances are given by a u . h . Then by choosing an appropriate l 2 we can always choose tl and e3 such that: Now consider a system N el , a linear time invariant /?C tree having constant resistances and capacitances obtained from (5.9) and (5.10) and excited by unit impulse current at the node e. The system equations of this limit adjoint RC tree (N B1 ) are LetF= -C^G,,.
Eventually where
For any /" < r ( . and 0* < (T,, -r () ), let:
gjdT r -e)x Jt de. For a given 6,, Agi can be made infinitesimally small by increasing r,. as can be seen from (5.9). Furthermore, X jk is bounded and infinitesimally small (see (4. where I* = (T,, -0*). It may be observed that as r t , increases t* also increases.
Since v jk (t) reduces to zero as / -» oo and all the /-Kcurves pass through the origin, therefore, we can choose a I o > 0 such that [di ik (v jk (t) )/dp lk ] monotonically reduces to zero for t > ?" and the following holds: Conditions in (a) suggest that for a given node e. the delay time T ( , to attain the target voltage would be underestimated if the target voltage is small and i) all the resistors in between the nodes e and the source are under estimated, ii) other branch resistors are overestimated, and iii) all capacitors are underestimated. Similarly conditions in (b) suggest that T,. would be underestimated if the target voltage is large and i) all the resistors underestimated and ii) all capacitors are underestimated.
VI. CONCLUSIONS
In this paper a new approach is used to study the sensitivity of delay time with respect to a variation in a parameter of resistors/ capacitors of a nonlinear monotone RC tree. Around t = 0, the voltage response rises faster for some nodes and slower for others, if a resistor parameter is varied so as to increase the current through it. This shows that we cannot hope to improve the performance at all nodes at the same time. When the response is close to steady state, the response of all nodes is faster. These results can be used to identify parameters to improve the performance at a critical node of the tree. Also these results can be used to find the bounds on delay time for small and large target voltages at any node on the RC tree. 0.
